applications.
INTRODUCTION

Gated-oscillator (GO) based clock and data recovery
Timing:
(CDR) circuits have been used widely in burst-mode EDET applications mainly due to their fast locking time [1] . In addition to their fast locking time, GO and data applications [2] , [3] . data In this article, after a brief review on GO CDR topology and its capability in implementing multi-rate data recovery systems, the main performance aspects of this topology such As long as the pulse-width of EDET is wider than 7rs /2 as jitter tolerance (JTOL) and frequency tolerance (FTOL) (T'SC is the oscillation period), it can be ensured that this will be studied.
signal will propagate through the GO and retiming will take place effectively. II. GO The simple and flexible topology of GO CDRs has made Figure 1 shows the topology of a GO CDR [1] . In this them very suitable for implementing multi-rate data recovery topology, by each transition on the received data a retiming systems. As predicted in Figure 1 , in conventional GO CDRs signal (EDET) will be produced which forces the oscillator the retiming signal is applied to the first delay stage of the to restart its oscillation based on the timing determined by GO in each data transition. Therefore, the GO with this signal. Therefore, as predicted in the timing diagram oscillation period of T will be synchronized to a data ( Figure 1) In presence of input sinusoidal jitter on received data, the R/lfosc =:1 + 1/3, (c) Rlfosc =: 1-1/3 data rate will be changed as: Figure 2a shows the modified GO topology in which the c(t) = co + Aco-cos c,t (2) received data could be recovered correctly as while as:
in which o (t) indicates the instantaneous data frequency, Rlfosc=1 ± k/n (1) jo is the frequency of sinusoidal jitter, c0 is the nominal in which n is the number of delay stages in GO (here n = 3), data frequency (coo = 2f . R ), and and kis an integer number (O< k<n). In this topology, Aco=r -UIPP .j (3) EDET signal could be applied to each delay stage in GO.
here, u.~i s the peak to peak jitter amplitude [5] .
Therefore, as long as (1) is because ofjitter on sampling clock or input data ( Figure 5 ).
Or approximately:
.S(CID) In a GO CDR, the JTRAN can be approximated by a Tolerable frequency error for log(BER)--1 2 The calculated JTOL based on (5) and (9) has been 1o compared to the JTOL mask in Fig. 4 in which p~( .) indicates the probability of data transition.
Since analytic evaluation of this expression is difficult, Figure 6 . FTOL in presence ofjitter on clock and data. in which pk () indicates the probability of transition time of
